Silicon workbench for chip blueprints, roofline analysis, tile-memory flow, and AI accelerator co-design.
visualization gpu cuda eda triton computer-architecture gemma hbm memory-hierarchy semiconductors performance-modeling tpu roofline-model tensor-cores hardware-software-codesign llm-inference openxla systolic-array flashattention deep-learning-compilers
-
Updated
Sep 25, 2026 - HTML